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Abstract—With the development of liquid-cooled integrated
circuits (ICs) using silicon microchannels, the study of heat
transfer and thermal modeling in liquid-cooled heat sinks has
gained interest in the last five years. As a consequence, several
methodologies on the thermally-aware design of liquid-cooled
2-D/3-D ICs and multiprocessor system-on-chips (MPSoCs) have
appeared in the literature. A key component in such methodolo-
gies is a fast and accurate thermal modeling technique that can
be easily interfaced with design optimization tools. Conventional
fully numerical techniques, such as finite-element methods, do
not render themselves to enable such an easy interfacing with
design tools and their order of complexity is too large for fast
simulations. In this context, we present a new semi-analytical
representation for heat flow in forced convective cooling inside
microchannels, which is continuous in 1-D, i.e., along the direc-
tion of the coolant flow. This model is based on the well-known
analogy between heat conduction and electrical conduction, and
introduces distributed electrical parameters in the dimension
considered to be continuous, resulting in a state-space repre-
sentation of the heat transfer problem. Both steady state and
transient semi-analytical models are presented. The proposed
semi-analytical model is shown to have a closed-form solution for
certain cases that are encountered in practical design problems.
The accuracy of the model has been validated against state-of-
the-art thermal modeling frameworks [1] (errors 1%), with 3X
speed-up of our proposed modeling framework.
Index Terms—Forced convective cooling, liquid cooling of ICs,
thermal modeling.
I. INTRODUCTION
L IQUID cooling of integrated circuits (ICs) usingmicrochannels has recently gained interest [2]–[4] owing
to the rising temperatures of 2-D and vertically-stacked 3-D
ICs and multiprocessor system-on-chips (3-D MPSoCs). This
cooling technology has been shown to be viable at different
levels of packaging, from etching microchannels on a cop-
per cold plate on top of the targeted IC [5], to etching the
microchannels directly on the silicon dies in the case of 3-D
ICs [4]. In addition to enabling further integration of CMOS
circuits while maintaining safe operating temperatures better
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than conventional air-cooling, liquid cooling also possesses the
potential to increase cooling efficiency and enable energy har-
vesting when utilized in the large-scale datacenters. Hence, it is
touted as a long-term green energy solution for next-generation
datacenters [6].
Prototypes of 2-D and 3-D stacked ICs with microchan-
nel liquid cooling have been built by various research groups
around the world with promising results [3], [7], [8]. An exam-
ple from IBM is shown in Fig. 1, where they have developed a
3-D IC emulator with interlayer liquid cooling. Further devel-
opment of this technology and its large-scale use are strongly
dependent upon sound early-stage design tools capable of:
1) accurately predicting the thermal performance of these cool-
ing technologies and 2) prescribing optimized designs and
dynamic run-time management tools that can maximize the
electrical performance and energy efficiency of these systems
while maintaining safe operating temperatures. At the heart
of these research efforts is the need to develop an efficient
thermal model that can enable fast design-space explorations.
Conventional fine-grained simulations such as the finite-
element methods become infeasible for this purpose in
the context of EDA owing to prohibitively large simu-
lation times. Even the more compact methods based on
finite-difference [1], [10] and other such purely-numerical
techniques do not lend themselves to traditional optimization
algorithms for fast thermal-aware design due to the significant
simulation times of these numerical techniques, as well as the
lack of appropriate compatibility for optimization problems.
Instead, a vast number of often brute-force searches/machine
learning techniques must be employed to find optimal designs,
involving thousands of thermal simulations. This leads to long
design-times and adds to the cost of production.
In this paper, we present a new semi-analytical thermal
model for liquid-cooled ICs to address these issues. The pro-
posed semi-analytical model is discrete (numerical) in 2-Ds,
and continuous (analytical) in 1-D, i.e., the direction of coolant
flow. We build this model based on the well-known analogy
between heat transfer and electrical circuits. In the dimension
where the model remains continuous, distributive electrical
elements are utilized to create a transmission line-like model
for heat transfer, which is a novel approach to studying heat
transfer in liquid-cooled ICs. The main contributions of this
paper are as follows.
1) A new semi-analytical model is derived that is spatially
continuous in 1-D, i.e., along the direction of the flow
of coolant. This semi-analytical model is developed for
both steady state as well as transient simulations.
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Fig. 1. Liquid-cooled 3-D IC emulator built by IBM [9] and its schematic
showing the location of individual dies and the microchannel heat sink.
2) A closed-form solution is also derived for the steady
state semi-analytical model under certain circumstances.
3) The model has a succinct state-space form for the
temperatures and heat flow variables in the model.
This form of representation lends itself to significant
simulation time reduction, by values up to 3X com-
pared to 3D-ICE [1], with negligible errors ( 1%).
In addition, this representation can be easily applied
in optimal design algorithms. We demonstrate this by
discussing two recently advanced and important appli-
cations of the proposed model in thermal-aware design
of liquid-cooled ICs.
The rest of the paper is organized as follows. Section II
reviews the existing literature on the thermal modeling of
liquid-cooled ICs. Section III describes the target representa-
tive problem being solved using the proposed semi-analytical
model. In Section IV, the proposed semi-analytical model
is presented and derived from the first principles. First, a
steady state semi-analytical model for a test structure with
a single microchannel is derived. Closed-form solutions are
also derived for certain cases encountered in the design of
ICs. Next, the semi-analytical model is extended for the more
realistic case of multiple microchannels cooling the heat gen-
erated in an 3-D IC. Finally, the proposed model is extended
for transient thermal analysis. In Section VI, we discuss the
effectiveness of our proposed model when it is deployed
in state-of-the-art design optimization schemes that aims to
minimize thermal gradients and maximize energy efficiency
in liquid-cooled ICs ([11] and [12], respectively). Finally,
conclusions are presented in Section VII.
II. RELATED WORK
In this section, we briefly review the existing works on
thermal modeling of ICs (both air- and liquid-cooled).
A. Thermal Modeling of Air-Cooled ICs
Thermal modeling of air-cooled ICs is traditionally per-
formed by invoking the equivalence between heat conduction
in solids and current flow in resistance–capacitance (RC) cir-
cuits. In this analogy, temperature is represented by voltage
and heat flow is represented by current. Heat flow follows
ohms law, and hence, thermal resistances and capacitances
are calculated using the thermal conductivity and heat capac-
ity of the material, respectively. Current sources and voltage
sources, then, represent heat sources and boundary conditions
respectively. Finite-difference approximation can be applied by
diving an IC into small cuboidal blocks called thermal cells
and constructing the equivalent circuit for each cell as shown
Fig. 2. Solid thermal cell and its equivalent electrical circuit.
in Fig. 2. Finally, a complete 3-D thermal RC grid is con-
structed for the entire IC. This model can then be solved using
circuit simulators methods to obtain the temperatures in the IC
as a function of time. Thermal models such as HotSpot [13]
have been proposed in the literature based on this principle.
B. Thermal Modeling for Liquid-Cooled ICs
Thermal modeling of liquid-cooled ICs consists of modeling
the heat conduction in the solid parts of the IC as described
above, with the addition of the following two new forms of
heat transfer.
1) Convective heat transfer at the solid-liquid interface at
the microchannel walls.
2) Advective transport of heat downstream from inlet to
outlet inside the microchannels due to mass flow.
Traditional theoretical treatments forced convection problem
in ducts or microchannels has involved representing the energy
balance equations inside the microchannel as partial differen-
tial equations and then reducing them into ordinary differential
equations based on the specific properties of the given prob-
lem. Then, numerical techniques such as finite-element and
finite-difference methods are applied to solve for the conjugate
conduction-convection problems along the entire length of the
microchannels [14], [15]. In numerical fine-grained simula-
tors, such as ANSYS CFX [16], the above modeling problem
is solved by dividing the microchannel and the surrounding
structures into very small cells/elements, then solving for the
velocity profile of the coolant in every element, and finally
calculating the heat transfer. Such methods, while being accu-
rate, are extremely slow and are not suitable for the design
of liquid-cooled ICs [9], which typically contain hundreds of
microchannels resulting in millions of variables to solve for.
Even analytical (nonnumerical) studies of heat transfer in
microchannels in mechanical engineering, aerospace engineer-
ing and thermal engineering focus on solving of the detailed
cross-sectional velocity and temperature profiles for various flow
conditions (entrance, developing, developed). They do not repre-
sentacompact solutionsuitable for system-level thermalanalysis
and optimization in early-stage IC design [14], [17]–[19].
Methods such as [4] can be used to simplify the heat trans-
fer problem by assuming 1-D resistive network from the source
of the heat to the inlet temperature, with the convective resis-
tances being calculated using either numerical presimulations
or empirical correlations. This model, illustrated in Fig. 3, over-
simplifies the heat transfer problem and does not account for
nonuniform heat distributions in an IC.
Recently, a finite-difference-based thermal model for liquid-
cooled ICs, called 3D-ICE [1], [20], was presented. In this
model, the microchannel layers in the IC are divided into
thermal cells similar to the other solid layers as described in
Section II-A. For the liquid thermal cells corresponding to the
microchannels, an equivalent electrical circuit is constructed
as shown in Fig. 4.
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Fig. 3. Simple 1-D model for forced convective cooling in microchannels [4].
Fig. 4. Liquid thermal cell and its equivalent electrical circuit in the 3D-ICE
model [1].
Here, the convective heat transfer from the microchannel
walls into the coolant is represented using four convective ther-
mal resistances. The thermal capacitance is used to represent
heat storage in the coolant similar to solids. Two voltage-
controlled current sources are utilized to represent advection
down the channel. This compact heat transfer model inside
the microchannel can be connected to the surrounding ther-
mal grid for the sold parts of the IC to create the complete
3-D thermal model for liquid-cooled IC, which can then be
solved using circuit simulation techniques as before.
The 3D-ICE model has been proven to be accurate via
experimental validation against numerical simulators and mea-
surements from real IC test-stacks [1], [20], [21]. However, the
problem sizes still tend to be huge-hundreds of thousands of
unknowns for a typical IC. In addition, this method is purely
numerical, thus not lending itself to efficient design-space
exploration, where design parameters such as microchannel
dimensions are varied over a large range and simulations
repeated. We demonstrate in the ensuing sections that the pro-
posed semi-analytical approach preserves the accuracy of this
method while overcoming the aforementioned challenges. We
choose this model as the benchmark to evaluate the accuracy
of the proposed semi-analytical model due to two reasons.
1) This model has been extensively validated for accuracy
against fine-grained numerical simulations as well as
measurements from real liquid-cooled ICs [1], [20], [21].
2) This model allows us the flexibility to incorporate any
user-defined heat transfer coefficients that can also be
implemented in the proposed semi-analytical model for a
fair comparison of the accuracy/efficacy of the proposed
model.
III. BASIC CELL STRUCTURE OF THE TARGET MODEL
In order to present the proposed semi-analytical model, we
must first consider the nature of the problem and the geometry
of the basic cell structure for which we perform heat trans-
fer analysis. As previously shown in Fig. 1, the target cooling
technology places a number of microchannels between two
silicon layers that contain the computing components. Thus,
we start modeling from the basic structural component of
the cooling layer, which is a single rectangular strip. This
structure is shown in Fig. 5, where it shows a single rectan-
gular microchannel is surrounded by silicon on all four sides.
Fig. 5. Heat transfer geometries. (a) 3-D view of the test microchannel
structure. (b) Cross-sectional view of the test structure at distance z from the
inlet.
Coolant enters from the inlet (front side in the figure) at a
volumetric flow rate of V and exits from the outlet at the rear
end. The length of the microchannel is d, measured along the
z direction with the inlet at z = 0. It is in this direction, that
the model is continuous with no discretization. Two slabs of
silicon, each of thickness HSi cover the top and the bottom
surfaces of the microchannel.
There are active heating elements on the exposed top and
the bottom surfaces of these two slabs, respectively as shown
in the figure. These active heating elements represent the elec-
tronic circuit fabricated on different surfaces that surround the
microchannel. The variables corresponding to the top surface
is designated with the subscript 1, the variables in the bottom
surface with subscript 2, and those in the microchannel with
the subscript C. In addition, there are two silicon walls on the
sides of the microchannel. The total width of this test structure
(measured along the y direction) is W, while the microchan-
nel itself has a width that is a function of the distance from
the inlet wC(z). The height of the microchannel is fixed to
HC. This assumption conforms to the traditional IC manufac-
turing process where it is easier to change the width of the
microchannels by using different masks for etching, compared
to varying their height during the fabrication. A realistic two-
die IC with interlayer microchannel heat sink can be visualized
as multiple such test structures (Fig. 5(a)) stacked one next to
the other (along the x direction), where multiple microchan-
nels running parallel to each other dissipate the heat generated
at the two silicon surfaces. The heat flux patters on these two
dies can be uniform or nonuniform.
A side (x−z plane) view of this structure at a given distance
z from the inlet is shown in Fig. 6(a). T1(z, t), T2(z, t), and
TC(z, t) are the temperatures in silicon and the microchan-
nel, and q1(z, t), q2(z, t), and qC(z, t) are the heat flows in
silicon and microchannel parallel to the coolant flow as indi-
cated in Fig. 6(a). The following assumptions are applied to
the test structure for the sake of simplicity and without loss
of generality, to model microchannels in ICs.
1) The heat fluxes entering from the top and the bottom sur-
faces of this structure are assumed to be uniform along
the y direction (i.e., along the width of this structure),
and hence, are purely functions of distance from the inlet
z (and time t, in the case of transient analysis). The heat
fluxes from the top and the bottom are thus divided by
the width W and expressed as per unit length parameters
qˆi1(z, t) and qˆi2(z, t).
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2) A constant inlet temperature at the inlet of the
microchannel (TC,in) serves as the fixed boundary con-
dition for the model. The temperature of the fluid
at the outlet is assumed to be purely a function of
the heat carried out by it, with no additional heat
accumulation/dissipation outside the outlet.
3) All other exposed surfaces in the structure are assumed
to be adiabatic with the microchannel heat sink serving
as the sole dissipator of heat.
4) Inside the microchannel, the advective heat transport is
assumed to be much larger than the conduction of heat
in the fluid along the direction of the flow (z), which is
reasonable for all practical applications.
With the above assumptions in mind, the goal of the proposed
semi-analytical model is to compute the temperatures of the
top and bottom silicon surfaces of the cell structure (T1(z, t),
T2(z, t)), and the coolant temperature (TC(z, t)) for any given
set of heat flux distributions on the silicon surfaces (qˆi1(z, t)
and qˆi2(z, t)).
IV. PROPOSED SEMI-ANALYTICAL MODEL
Since discretized units in a thermal modeling problem (ther-
mal cells) are represented using discrete or lumped electrical
parameters, we hypothesize that the equivalent electrical rep-
resentation for models which are continuous in 1-D must
employ distributed electrical elements such as per-unit-length
resistances and capacitances. With this intuition in mind,
we first consider an infinitesimally small section of the
test structure, of length z at distance z from the inlet as
shown in Fig. 6(a). The temperatures at the top and bot-
tom silicon surfaces (junction) and the microchannel (T1,
T2, and TC) and the heat flow at these locations in paral-
lel to the microchannel (q1, q2, and qC) are indicated along
with the per-unit-length parameters. These parameters are as
follows.
1) Per-unit-length heat fluxes qˆi,1(z) and qˆi,2(z) (expressed
in W/m) entering the top and bottom silicon junctions.
2) Per-unit-length longitudinal conductance in silicon par-
allel to the direction of the fluid flow in the microchannel
gˆl = kSi ·W ·HSi (expressed in W.m/K), where kSi is the
silicon thermal conductivity. This parameter is assumed
to be independent of the distance z as there is not varia-
tion in the silicon cross-sectional dimensions or material
properties along its length.
3) Per-unit-length vertical conductance from the silicon
junctions to the fluid bulk in the microchannel gˆv(z) =(
gˆ−1v,cond + gˆ−1v,conv
)−1
(expressed in W/m.K), where
gv,cond = kSi WHSi and gv,conv = heff (z) ·W. This parameter
combines both the vertical conduction in the silicon slab
and the effective convection heat transfer (heff (z)) at the
solid–liquid interface of the microchannel. Hence, this
parameter changes with the distance z, as the microchan-
nel dimensions and fluid flow properties (bound-
ary layer formation, type of flow, temperature, etc.)
change.
In addition, there is conduction along the silicon side walls
between the top and the bottom junctions. This parameter
is neglected in the present analysis for simplicity. It can be
Fig. 6. (a) Infinitesimally small section of the test structure at distance z
from the inlet. (b) Equivalent transmission line-like representation for the heat
flow in the test structure.
incorporated later in the model without any loss of generality.
We first derive and study the steady-state version of the pro-
posed semi-analytical model for the test structure. We will then
derive closed-form solutions to this semi-analytical model for
specific scenarios. In the next subsection, we extend this model
to the more complex case of multiple parallel microchan-
nels cooling an IC. Finally, we will derive the semi-analytical
model for transient analysis of the test structure.
A. Steady-State Semi-Analytical Model
Using the parameters defined above, the following set of
equations can be written to express the relationship between
temperatures and heat flows at the far end of this section
(z + z) in terms of the temperatures and heat flows at
the near end (z):
(1.1) T1(z + z) = T1(z) − 1gˆl/zq1(z)
(1.2) q1(z + z) = q1(z) − [T1(z) − TC(z)] gˆvz + qˆi1(z)z
(2.1) T2(z + z) = T2(z) − 1gˆl/zq2(z)
(2.2) q2(z + z) = q2(z) − [T2(z) − TC(z)] gˆvz + qˆi2(z)z
(3) cv · V · TC(z) = qC(z).
(1)
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By rewriting the above equations and taking the limit z → 0,
we get
(1.1)
d
dz
T1(z) = − 1gˆl q1(z)
(1.2)
d
dz
q1(z) = − [T1(z) − TC(z)] gˆv + qˆi1(z)
(2.1)
d
dz
T2(z) = − 1gˆl q2(z)
(2.2)
d
dz
q2(z) = − [T2(z) − TC(z)] gˆv + qˆi2(z)
(3) cv · V · TC(z) = qC(z).
(2)
The above set of equations represent a distributed heat transfer
model which is an intermediate step in deriving the final semi-
analytical model. There are some important observations to be
made in this distributed heat transfer model before proceeding
with the derivations, as described next.
In the above sets of equations, note that (2.3) is not a dif-
ferential equation because the heat flow in the direction of the
fluid flow inside the microchannel is a direct function of its
temperature at any given point based on the heat flow govern-
ing equations in fluids [1] and the assumptions in Section III.
B. Analogy of Telegraphers Equations
Invoking the hypothesis at the beginning of this section that
the electrical analogy for heat flow in a nondiscretized dimen-
sion must incorporate distributed electrical elements, the first
four equations in (2) resemble the telegraphers equations used
to describe distributed voltages and currents in a multicon-
ductor transmission line [22]. The analogy between (2) and
transmission lines is illustrated in Fig. 6(b). However, there
are certain important characteristics of the above distributed
heat transfer model that differentiates it from a conventional
transmission line in this analogy.
1) There are no delay/lossless terms in the distributed heat
transfer model since classical heat transfer follows a
diffusive parabolic differential equations model and not
a wave equation. Hence, unlike a conventional trans-
mission line, there are only lossy and admittance terms
(resistances, conductances, and capacitances).
2) Following the assumptions of adiabatic boundaries at the
exposed surfaces of silicon in the previous section, the
longitudinal heat flows q1(z) and q2(z) near the inlet and
the outlet (z = 0 and z = d) must be zero. These bound-
ary conditions translates to a transmission line which
is always open circuited at the input and the output as
shown in Fig. 6(b).
3) While the conventional transmission lines are generally
modeled using homogenous telegraphers equations [22],
the presence of distributed sources (qˆi1(z) and qˆi2(z)),
renders the corresponding equations for the above dis-
tributed heat transfer model inhomogenous requiring
special solving techniques.
4) The microchannel, functioning as the heat sink, corre-
sponds to the ground/reference conductor in a conven-
tional transmission line that acts as a return path of
currents. This ground line is typically assumed to be the
reference node at all points along the length of the trans-
mission line against which voltages are measured. In the
Fig. 7. Illustration of the accumulation of heat inside the microchannel in
steady state.
above distributed heat transfer model, however, the chan-
nel does not act as an ideal ground since the absolute
temperature of the fluid increases as it accumulates heat
from inlet to outlet. Hence, this change in the reference
voltage must be taken into account and incorporated
in the distributed model for the correct simulation of
temperatures.
Note that if assumption 3 in Section III was dropped and the
dissipation of heat into the ambient was also considered, the
model would have an additional distributed thermal resistance
connecting one or more layers in the test structure to a ground
or voltage reference (corresponding to the ambient tempera-
ture) from inlet to outlet, without changing any other aspect
of the model derivation or structure.
C. Formulation of the Proposed Semi-Analytical Model
As described above, in order to incorporate the changing
fluid temperature from inlet to outlet, we must express the tem-
perature of the fluid TC(z) in (2.3) in terms of the temperatures
and heat flow variables in silicon. This can be accomplished
by estimating exactly the amount of heat carried by the fluid at
any distance z from the inlet, recognizing that the microchan-
nel is the only heat sink through which all the heat generated
inside the test structure can be dissipated. For this, consider
Fig. 7. The heat being transported downstream at any distance
z, expressed as qC(z) must be the sum of the following.
1) The amount of heat with which the fluid entered the
structure at the inlet, qC,in = qC(0) = cv · V · TC,in,
which is a fixed value, since the inlet temperature is
assumed to be constant.
2) The amount of heat generated at the silicon junctions
from inlet (z = 0) until the current location z. This
can be expressed integrating qˆi1 and qˆi2 for the segment
[0, z].
3) The amount of heat entering the region left of the loca-
tion z (i.e., the region upstream to the current location)
from the region right of this location, namely, the region
downstream to the current location via longitudinal con-
duction inside silicon, expressed as − (q1(z) + q2(z)), as
illustrated in Fig. 7.
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Hence, we can write
TC(z) = TC,in + 1
cv · V
∫ z
0
(
qˆi1(z) + qˆi2(z)
)
dz
− 1
cv · V (q1(z) + q2(z)) .
(3)
Substituting (3) in (2.1.1–2.2), and writing Qi1(z) ≡
∫ z
0 qˆi1(z)
and Qi2(z) ≡
∫ z
0 qˆi2(z), we get
d
dz
[
T(z)
q(z)
]
= A(z)
[
T(z)
q(z)
]
+ U(z) (4)
where
T(z) =
[
T1(z)
T2(z)
]
, q(z) =
[
q1(z)
q2(z)
]
A(z) =
⎡
⎢⎢⎢⎢⎣
0 0 1gˆl 0
0 0 0 1gˆl
−gˆv(z) 0 −gˆv(z)cv·V
−gˆv(z)
cv·V
−gˆv(z) 0 −gˆv(z)cv·V
−gˆv(z)
cv·V
⎤
⎥⎥⎥⎥⎦
and
U(z) =
⎡
⎢⎢⎢⎣
0
0
gˆv(z)TC,in + gˆv(z)cv·V (Qi1(z) + Qi2(z)) + qˆi1(z)
gˆv(z)TC,in + gˆv(z)cv·V (Qi1(z) + Qi2(z)) + qˆi2(z)
⎤
⎥⎥⎥⎦ .
(5)
The above system of equations represents the semi-
analytical model for heat transfer in the test structure in steady
state. The solution to this system of equations can be written
as follows:
[
T(z)
q(z)
]
= e(z)
[
T(0)
q(0)
]
+
∫ z
0
e(z)−(η)U(η)dη (6)
where
(z) =
∫ z
0
A(λ)dλ. (7)
The matrix exponential and the integration on the RHS in (6)
is clearly nontrivial to compute. However, under certain condi-
tions, a closed form solution to the temperatures in the silicon
junction can be obtained. The semi-analytical model repre-
sented by (4) can be simplified if the width of the microchannel
wC(z) and the corresponding effective heat transfer coeffi-
cient heff (z) are assumed to be constant. This occurs when
the flow is considered to be fully developed, which works as
a reasonable approximation to the actual flow in many prac-
tical applications [23]. Hence, gˆv(z) = gˆv, A(z) = A, and
(z) = Az. Now, (4) can be written as
d
dz
[
T(z)
q(z)
]
= A
[
T(z)
q(z)
]
+ U(z). (8)
The solution to the above set of equations depends upon the
nature of the functions qˆi1(z) and qˆi2(z). In the next subsection,
the derivation of closed-form solutions to this model under
specific conditions are described.
D. Closed-Form Solutions to the Proposed Semi-Analytical
Model
One important feature of the proposed semi-analytical
model is the possibility of deriving closed form solutions to
(8). This is due to the fact that typically—in the context of
ICs—the heat flux at the silicon junction is either uniform, or
is distributed in the form of rectangular areas of different uni-
form heat flux densities across the 2-D surface of the silicon
die. Hence, the functions qˆi1(z) and qˆi2(z) can be partitioned
into piece-wise uniform regions and the integrations involved
in solving the inhomogeneity of (8) can be performed over
these partitions. This is illustrated as follows.
For the single microchannel test structure under consider-
ation, the heat flux can be translated to per-unit-length heat
constant flux densities, or piece-wise constant functions of z.
That is
qˆi1(z) =
⎧⎪⎪⎪⎨
⎪⎪⎪⎩
qˆ1i1 0 ≤ z < z1
qˆ2i1 z1 ≤ z < z2
...
...
qˆni1 zn−1 ≤ z ≤ d
qˆi2(z) =
⎧⎪⎪⎪⎨
⎪⎪⎪⎩
qˆ1i2 0 ≤ z < z1
qˆ2i2 z1 ≤ z < z2
...
...
qˆni2 zn−1 ≤ z ≤ d
where 0 < z1 < z2 < · · · < zn−1 < d.
(9)
Note that the superscripts in the above definitions represent
the location number of the corresponding heat flux value and
not a mathematical function.
Case A: Assuming uniform heat fluxes, with qˆi1(z) = qˆ0i1
and qˆi2(z) = qˆ0i2, ∀z, the cumulative heat flux functions in (5)
can be written as
Qi1(z) = qˆ0i1z
Qi2(z) = qˆ0i2z.
(10)
Thus, (8) reduces to
d
dz
[
T(z)
q(z)
]
= A
[
T(z)
q(z)
]
+ Bz + C (11)
where
B = gˆv
cv · V
⎡
⎢⎢⎣
0
0
qˆ0i1 + qˆ0i2
qˆ0i1 + qˆ0i2
⎤
⎥⎥⎦ , C =
⎡
⎢⎢⎣
0
0
gˆvTC,in + qˆ0i1
gˆvTC,in + qˆ0i2
⎤
⎥⎥⎦ . (12)
Solving (11) according to (6), we get
[
T(z)
q(z)
]
= eAz
[
T(0)
q(0)
]
+
∫ z
0
eA·(z−η) (Bη + C) dη. (13)
Thus, at z = d, we can write
[
T(d)
q(d)
]
= eAd
[
T(0)
q(0)
]
+
∫ d
0
eA·(d−η) (Bη + C) dη
= M
[
T(0)
q(0)
]
+ N
(14)
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where
M = eAd,
N =
[
eAd − Ad − I
]
A−2B +
[
eAd−I
]
A−1C.
(15)
The above equation is the closed-form solution to Case A.
However, remember that we do not know the temperatures at
z = 0, i.e., T(0), but we do know that all heat flows are zero
at the terminations (since the exposed surfaces are adiabatic),
i.e., q(0) = q(d) = 0. Next, we rearrange the above solution
such that the unknowns are on the LHS; and divide the matrix
M into four equal square sub matrices and the vector N into
two equal parts as follows:
M =
[
M11 M12
M21 M22
]
, N =
[
N1
N2
]
. (16)
Using the above representation, we finally obtain
[
T(0)
T(d)
]
=
[ −M−121 N2
N1 − M11M−121 N2
]
. (17)
The temperatures T(0) obtained above can then be substi-
tuted back into (13) to obtain the temperatures at any distance
z. Hence, the complete temperature distribution at the silicon
junction can be reconstructed.
Case B: Assuming piecewise constant heat flux distribu-
tion on the silicon junction, the cumulative heat fluxes can be
written as
Qi1(z) =
p∑
k=1
qˆkilzk + qˆp+1i1
(
z − zp
)
Qi2(z) =
p∑
k=1
qˆki2zk + qˆp+1i2
(
z − zp
) (18)
where
zp =
{
max ({z0, z1, z2, · · ·, zn−1}) |zp ≤ z
}
zk = zk − zk−1. (19)
Here, we set z0 ≡ 0 and zn ≡ d. Hence, (8) now becomes
d
dz
[
T(z)
q(z)
]
= A(z)
[
T(z)
q(z)
]
+ Bpz + Cp (20)
where
Bp =
⎡
⎢⎢⎢⎣
0
0
qˆp+1i1 + qˆp+1i2
qˆp+1i1 + qˆp+1i2
⎤
⎥⎥⎥⎦
Cp =
⎡
⎢⎣
0
0
Gi
Gi
⎤
⎥⎦
Gi = gˆvTC,in + qˆp+1i1
+ gˆv
cvV
{ p∑
k=1
(
qˆki1 + qˆki2
)
zk −
(
qˆp+1i1 + qˆp+1i2
)
zp
}
.
(21)
Solving the above similar to Case A yields
[
T(d)
q(d)
]
= eAd
[
T(0)
q(0)
]
+
n∑
j=1
∫ zj
zj−1
eA·(d−η)
(
Bjη + Cj
)
dη
= M
[
T(0)
q(0)
]
+ N (22)
where
M = eAd
N = eAd
⎡
⎣
n∑
j=1
{(
zj−1e−Azj−1 − zje−Azj
)
A−1
+
(
e−Azj−1 − e−Azj
)
A−2
}
Bj
+
(
e−Azj−1 − eAzj
)
A−1Cj
]
. (23)
The equation can be rearranged and the unknown terminal
temperatures can be computed similar to Case A.
The above two cases, for which close-form solutions have
been derived, cover a small subset of the many different sce-
narios that could be encountered when designing microchannel
heat sinks. But even when the problem becomes more com-
plex and nonlinear, such as when the systems matrix A
becomes a function of distance z because of changing convec-
tive resistances in a developing flow or when the microchannel
dimensions are no longer uniform but a function of distance,
it would still be possible to derive such closed-form solu-
tions if the system parameters are polynomial functions of the
distance. Nevertheless, closed-form solutions for such cases
become too complex to derive and implement for practical
applications. It is much more desirable to use numerical tech-
niques to solve this problem under such circumstances, as will
be described in Section V.
E. Steady-State Semi-Analytical Model for Multiple Parallel
Microchannels
The theory developed in the previous subsections can be
extended to the case of multiple microchannels dissipating heat
generated in the two silicon junctions. This conforms closer to
the realistic scenario of multiple microchannels cooling an IC
with nonuniform 2-D heat flux patterns (called the floorplan)
in the active layers (e.g., the nonuniform floorplan of the
UltraSPARC T1 [24]). For simplicity, consider Fig. 8(a). Here,
the two test structures of width W each (called tracks hence-
forth) from the previous subsection have been stacked next to
each other. In this test structure, in addition to longitudinal
heat conduction parallel to the microchannel and the vertical
heat conduction between the junction and the microchannel
layer, there is also lateral heat conduction in silicon between
the two tracks in both layers. This adds a layer of complexity
in the derivation of the proposed semi-analytical model.
The corresponding distributed heat transfer model for this
structure is illustrated with the help of an infinitesimally small
section of this structure in Fig. 8(b). As indicated in this fig-
ure, the temperature variables in the different components of
this structure are designated as {T11(z), T21(z), T12(z), T22(z),
TC1(z), TC2(z)}, where the first subscript indicates the verti-
cal location of the variable (the number of the layer, along
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Fig. 8. (a) Test structure with two tracks of microchannels stacked next to
each other. (b) Infinitesimally small section of this test structure.
the y direction) and the second subscript indicates the lat-
eral location (the number of the track, along the x direction).
The corresponding heat flow and input heat flux variables are
{q11(z), q21(z), q12(z), q22(z), qC1(z), qC2(z)} and {qˆi11(z),
qˆi21(z), qˆi12(z), qˆi22(z)}.
The state-space equations for the temperature variables in
silicon, corresponding to (2.1.1) and (2.2.1), can be written as
d
dz
T(z) = q(z) (24)
where
T(z) =
⎡
⎢⎣
T11(z)
T12(z)
T21(z)
T22(z)
⎤
⎥⎦ , q(z) =
⎡
⎢⎣
q11(z)
q12(z)
q21(z)
q22(z)
⎤
⎥⎦
 =
⎡
⎢⎣
−1/gˆl 0 0 0
0 −1/gˆl 0 0
0 0 −1/gˆl 0
0 0 0 −1/gˆl
⎤
⎥⎦ .
(25)
Similarly, the state-space equations for the heat flow variables
in silicon [corresponding to (2.1.2) and (2.2.2)] can be rewrit-
ten, recognizing that there are two directions in which heat is
dissipated vertically into the microchannel, and lateral to the
neighboring track, as
d
dz
q(z) = T(z) + GvTC(z) + qˆi(z) (26)
where
TC(z) =
[
TC1(z)
TC2(z)
]
, qˆi(z) =
⎡
⎢⎣
qˆi11(z)
qˆi12(z)
qˆi21(z)
qˆi22(z)
⎤
⎥⎦
 =
⎡
⎢⎢⎣
− (gˆv + gˆs
)
gˆs 0 0
gˆs −
(
gˆv + gˆs
)
0 0
0 0 − (gˆv + gˆs
)
gˆs
0 0 gˆs −
(
gˆv + gˆs
)
⎤
⎥⎥⎦
Gv =
⎡
⎢⎣
gˆv 0
0 gˆv
gˆv 0
0 gˆv
⎤
⎥⎦ .
(27)
Here, gˆs = kSi · HSi/W is the per-unit-length conductance in
silicon between the two tracks in the lateral direction. As in
(2), we have neglected the vertical conduction between the two
layers via the silicon side walls, without loosing generality. This
can be easily included by slightly modifying , specifically by
introducing new conductance terms in this matrix corresponding
to vertical conduction in these silicon side walls.
Then, similar to (3), the microchannel temperature vector
TC(z) must be eliminated since it does not lend itself to a
state-space representation (as the temperature and the heat flow
in channel are directly related to each other). To do this, as in
Section IV-A, we must write the heat accumulated in the chan-
nels until the distance z, {qC1(z), qC2(z)}, in terms of the other
known and irreducible variables in the system. As before, we
note that the heat accumulated in the channel includes the heat
that entered at the inlet with the fluid owing to its constant
inlet temperature qC,in, the amount of input heat generated in
both the tracks and in both the layers between z = 0 and
the current location z, and finally the heat entering the region
upstream to the location z from the region downstream to this
location via longitudinal conduction in silicon in the respec-
tive tracks. However, in the case of multiple channels, there is
also the additional component of heat exchanged between the
tracks via lateral conduction in silicon, which determines the
differences in the amount of heat between the two channels.
This can be computed by integrating this lateral heat flow (des-
ignated as qs11−12(z) and qs21−22(z) with the default direction
of flow from track 1 to track 2) from inlet to z. Hence, we
can write
TCj = 1
cvV
qCj = TC,in + 1
cvV
[(Qi1j(z) + Qi2j(z)
)
− (q1j(z) + q2j(z)
) −
∫ z
0
(qs11−12(z) + qs21−22) dz
]
(28)
where j ∈ {1, 2}. From our definition of the lateral heat flow
variable, we know that
qsj1−j2(z) = gˆs
(
Tj1(z) − Tj2(z)
) (29)
where j ∈ {1, 2}. Hence, we can introduce new state space
variables corresponding to the cumulative lateral heat flow
Qs11−12(z) and Qs21−22(z) and eliminate the integral terms in
(28) to create the final state-space representation as follows:
d
dz
Qsi1−i2(z) = gˆs (Ti1(z) − Ti2(z)) (30)
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where i ∈ {1, 2}. Now, combining (24), (26), and (30), we
get
d
dz
⎡
⎣
T(z)
q(z)
Qs(z)
⎤
⎦ =
⎡
⎣
0  0
  	

 0 0
⎤
⎦
⎡
⎣
T(z)
q(z)
Qs(z)
⎤
⎦ +
⎡
⎣
0
U(z)
0
⎤
⎦ (31)
where
Qs(z) = Qs11−12(z) + Qs21−22(z)
 =
⎡
⎢⎣
−gˆv/cvV 0 −gˆv/cvV 0
0 −gˆv/cvV 0 −gˆv/cvV
−gˆv/cvV 0 −gˆv/cvV 0
0 −gˆv/cvV 0 −gˆv/cvV
⎤
⎥⎦
	 =
⎡
⎢⎣
−gˆv/cvV
+gˆv/cvV
−gˆv/cvV
+gˆv/cvV
⎤
⎥⎦ , 
 =
⎡
⎢⎣
+gˆs
−gˆs
+gˆs
−gˆs
⎤
⎥⎦
T
U(z) =
⎡
⎢⎣
gˆvTC,in + gˆv/cvV (Qi11(z) + Qi21(z)) + qˆi11(z)
gˆvTC,in + gˆv/cvV (Qi12(z) + Qi22(z)) + qˆi12(z)
gˆvTC,in + gˆv/cvV (Qi11(z) + Qi21(z)) + qˆi21(z)
gˆvTC,in + gˆv/cvV (Qi12(z) + Qi22(z)) + qˆi22(z)
⎤
⎥⎦ .
(32)
The above derivation can be extended to the case of more
than two tracks in a straightforward manner. For the case of m
tracks, Qs(z) would be a vector of (m−1) new variables intro-
duced to account for the cumulative lateral heat flow variables
between the tracks.
F. Transient Semi-Analytical Model
The semi-analytical model developed in Section IV-A can
be extended for the case of transient analysis. Transient
analysis in this context entails the prediction of tempera-
tures during a time-interval between the instant when the
input heat fluxes switch to a new value until the tem-
peratures settle down to the steady state. As described in
Section II, the electrical analogy for transient thermal sim-
ulation involves a circuit that contains both resistors and
capacitors (an RC circuit). In the proposed semi-analytical
model, since we let 1-D in the computational domain remain
continuous, this would translate to an RC circuit that contains
both distributed resistances and distributed capacitances in this
dimension.
This is illustrated by considering again the basic cell
structure from Section IV-A. However, for the sake of sim-
plicity and without loss of generality, we consider only one
layer of silicon with active heating as shown in Fig. 9(a).
Note that in this case, all the variables are a function
of both distance z and time t. Here, T(z, t) and q(z, t)
refer to the temperature and longitudinal heat flow, respec-
tively, in the silicon junction. TC(z, t) and qC(z, t) refer to
corresponding variables in the microchannel. qˆi(z, t) is the
known distributed input heat flux function in the silicon
junction.
An infinitesimally small section of the new test structure of
length z at distance z from the inlet, along with its equivalent
electrical circuit, is shown in Fig. 9(b). Note that in this circuit,
there are additional pathways for the heat flow in the form
of distributed capacitances CˆSi = cv,Si · W · HSi and CˆC(z) =
Fig. 9. (a) Test structure for transient analysis. (b) Infinitesimally small
section of this test structure.
cv,C ·wC(z)·HC. The difference equations for this small section
can be written as
(1) T(z + z, t) = T(z, t) − 1
gˆl/z
q(z, t)
(2) q(z + z, t) = q(z, t) − [T(z, t) − TC(z, t)] gˆv(z)z
−CˆSiz ddt T(z, t) + qˆi(z, t)z
(3.1) cv,C · V · TC(z) = qC(z)
(3.2) qC(z + z) = qC(z) − [TC(z, t) − T(z, t)] gˆv(z)z
−CˆC(z)z ddt TC(z, t). (33)
By rearranging the above equations, substituting (33.3.1) in
substituting (33.3.2), then taking the limit z → 0 and finally
writing κ(z) = wC(z)HC/V , we get
∂
∂z
⎡
⎣
T(z, t)
q(z, t)
TC(z, t)
⎤
⎦ = A(z)
⎡
⎣
T(z, t)
q(z, t)
TC(z, t)
⎤
⎦ + B(z) ∂
∂t
⎡
⎣
T(z, t)
q(z, t)
TC(z, t)
⎤
⎦
+ U(z, t)
(34)
where
A(z) =
⎡
⎣
0 −1/gˆl 0
−gˆv(z) 0 −gˆv(z)
+gˆv/cvV 0 −gˆv/cvV
⎤
⎦
B(z) =
⎡
⎣
0 0 0
−CˆSi 0 0
0 0 −κ(z)
⎤
⎦ , U(z, t) =
⎡
⎣
0
qˆi
0
⎤
⎦ .
(35)
The above partial differential equations can be converted to
ordinary differential equations by numerically integrating the
equations in time. For this, we choose the backward Euler
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method with a sampling time interval h. Hence, at the nth
time-point during the simulation, we can write
d
dz
⎡
⎣
T(z, n)
q(z, n)
TC(z, n)
⎤
⎦ =
(
A(z) + B(z)
h
)⎡
⎣
T(z, n)
q(z, n)
TC(z, n)
⎤
⎦
− B(z)
h
⎡
⎣
T(z, n − 1)
q(z, n − 1)
TC(z, n − 1)
⎤
⎦ + U(z, n).
(36)
If the values of the state variables at the previous time-point
n − 1 are known and can be considered as input variables,
the above system of equations become similar in form to (4).
Theoretically, a solution similar (6) can be derived for these
system of equations. However, a closed-form expression for
the state variables at any given time point n is extremely dif-
ficult to compute as it would require the knowledge of the
cumulative state variables at the previous time-point at all
points along the length of the test structure (i.e., the state vari-
ables {T(z, n − 1), q(z, n − 1), TC(z, n − 1)} integrated from
z = 0 to any other point z). This is very rarely known, even
when the matrices A and B are constant matrices that are
not a function of z. Hence, only numerical solutions are prac-
tically feasible for the transient simulation of the proposed
semi-analytical model in (36).
V. VALIDATION RESULTS
In this section, we show the effectiveness and accuracy
of the proposed model with respect to the compact thermal
model, namely 3D-ICE [1]. We first start by validating the
steady-state and transient models. Then, we show the trade-
offs between the accuracy and speed-up between the proposed
model and 3D-ICE.
A. Steady-State Model Validation
To demonstrate the validity of the proposed semi-analytical
model and its closed-form solution, an example with a single
track is considered, which has the same structure as in Fig. 5.
We use the following values for the material and structure
parameters of the individual tracks:
HSi = HC = W = 100 μm, wC = 50 μm, d = 10 mm
kSi = 130 W/m · K, kC = 0.6 W/m · K, cv = 4.172 kJ/m3 · K
V = 0.48 ml/min, TC,in = 300 K, heff = hwC + 2HCW ,
h = kf Nudh (37)
where [23]
Nu = 8.235 ·
[
1 − 2.0421 wC
HC
+ 3.0853
(
wC
HC
)2
−2.4765
(
wC
HC
)3
+ 1.0578
(
wC
HC
)4
− 0.1861
(
wC
HC
)5]
.
(38)
The nusselt number above has been derived for laminar
flows in microchannels under fully developed conditions [23].
Integrated microchannels typically encounter liquid veloci-
ties of the order of 1 m/s. For microchannel cross-sectional
Fig. 10. Input heat flux distributions for the example in Case A.
Fig. 11. Input heat flux distributions for the example in Case B.
Fig. 12. Comparison of junction temperature distributions for the example
of Case A: semi-analytical model versus 3D-ICE.
TABLE I
SAMPLE TEMPERATURE RESULTS AND MAXIMUM ERROR WITH RESPECT
TO 3D-ICE FOR CASE A IN SECTION IV-D
dimensions of a few 10 s or 100 s of micrometers, this
translates to Reynolds numbers of the order of 200–800
resulting in an extremely stable laminar flow justifying the
assumption of such conditions for the proposed model [9].
First consider solution for the uniform heat flux distribution
considered in Section IV-D (Case A). The heat flux distribu-
tions on both layers are uniform and are set to 50 W/cm2
and 100 W/cm2, respectively, as shown in Fig. 10. The
semi-analytical model for this example was constructed and
solved using (14) and the junction temperature distributions
{T1(z), T2(z)} were computed. The problem was also solved
using 3D-ICE [1] and the corresponding junction temperatures
were also computed. The problem size in the 3D-ICE model
(number of nodes) was 3003. The comparison of the temper-
ature plots is shown in Fig. 12. The maximum difference in
temperatures between the two methodologies was 0.00023%
(measured with respect to the temperature deviation from the
initial state of 300 K). The results are tabulated in Table I.
The closed-form solution for the nonuniform heat flux dis-
tribution (Case B) can also be validated in a similar way.
Therefore, we consider an example similar to the one used
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Fig. 13. Comparison of junction temperature distributions for the example
in Case B: semi-analytical model versus 3D-ICE.
TABLE II
SAMPLE TEMPERATURE RESULTS AND MAXIMUM ERROR WITH RESPECT
TO 3D-ICE FOR CASE B IN SECTION IV-D
TABLE III
SAMPLE TEMPERATURE RESULTS AND MAXIMUM ERROR WITH RESPECT
TO 3D-ICE FOR THE EXAMPLE IN SECTION IV-E
for Case A. The only difference is the distribution of the
heat flux as shown in Fig. 11. Here, there are two regions
in both the layers with different heat fluxes. The temperature
distributions resulting from these input heat fluxes using both
methods, namely, the closed-form solution to the proposed
semi-analytical model in (22) and 3D-ICE, are compared
in Fig. 13. The maximum difference between temperatures
obtained using the two methods in this case was 0.37%. The
results are shown in Table II.
As explained in Section IV-D, even though closed-form solu-
tions exist for the proposed semi-analytical model under certain
circumstances, it is more practical to use numerical solvers
to compute the temperatures in thermal-aware design prob-
lems. Hence, an experiment is performed where the proposed
semi-analytical model is solved using a numerical solver and
then compared against 3D-ICE. For this, consider the case of
two tracks of microchannels as shown in Fig. 8 (described in
Section IV-E). The material and structural parameters are the
same as those given above for the single track case. The heat
flux distributions assumed in this case are shown in Fig. 14. The
state-space form of the semi-analytical model in (4) lends itself to
easy implementation in popular numerical differential equation
Fig. 14. Input heat flux distributions for the example in Section IV-E.
Fig. 15. Comparison of junction temperature distributions for the example
in Section IV-E: semi-analytical model (solved using BVP4C [25]) versus
3D-ICE.
solvers. As described in Section IV-B, since the semi-analytical
model represents a boundary value problem with the heat flows
known to be zero at z = 0 and z = d (the adiabatic conditions at
the terminals of the structure), boundary value problem solvers,
such as the BVP4C package in MATLAB [25], can be used
to obtain quick solutions to the temperature distributions for
a wide variety of scenarios. The corresponding comparison of
temperatures obtained by solving the proposed semi-analytical
model in (31) using the BVP4C solver and those obtained from
3D-ICE (problem size 6006) are plotted in Fig. 15. The maxi-
mum temperature difference measured in this case was 0.27%.
The results are shown in Table III.
B. Transient Model Validation
In addition to the steady-state model validation, the tran-
sient thermal model is validated by comparison with 3D-ICE.
A case of uniform input heat flux switching between 25 and
50 W/cm2 during a 50 ms time interval is applied to the
test structure in Fig. 9, with the parameters mentioned before
in Section V-A. The total simulation time interval is 50 ms
long and the input heat flux starts switching 10 ms after
the simulation begins. The proposed semi-analytical model
(36) with a time-step of 1 ms was solved using the BVP4C
solver, and the transient temperature results were compared
with the results from 3D-ICE. Sample comparison of the tem-
perature waveforms obtained from the middle of the junction
(T(z = 5mm, t)) is plotted in Fig. 16. The maximum difference
in the temperatures obtained at this location for all time points,
with respect to the maximum temperature deviation from the
initial conditions (300 K) was 0.0024%.
C. MPSoC Simulation Validation
After the validation using rather simplistic case-studies, we
extend the validation of the proposed model against 3D-ICE by
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Fig. 16. Comparison of transient temperature waveforms: semi-analytical
model (solved using BVP4C) versus 3D-ICE.
Fig. 17. Schematic diagram of the UltraSPARC T1-based 3-D MPSoC used
in this validation [24].
performing steady-state simulations on a complete two-layered
3-D MPSoC with interlayer liquid cooling. The simulated 3-
D MPSoC is based on UltraSPARC T1 Niagara MPSoC [26],
and the 3-D MPSoC structure adopted in this simulation has
been used in several works [1], [11], [24]. Fig. 17 shows the
schematic diagram of the targeted 3-D MPSoC. More details
on the power figures of this architecture can be found in [26].
All the floorplan elements of this 3-D MPSoC are assumed
to be functioning at 100% activity dissipating the maximum
possible power. There are 100 microchannels in the channel
layer, each of width 100 μm and a pitch of 100 μm. The flow
rate of the water coolant through the microchannel cavity is
48 ml/min.
In this validation, we compare between the two models (i.e.,
proposed and 3D-ICE) by using the following criteria: while
the proposed model is continuous in the fluid flow direction,
it is discrete in the directions normal to the fluid flow. In this
respect, we vary the discretization size in several cases. In each
case, we group the microchannels and derive the equivalent
cavity media, power consumption, and heat transfer parame-
ters. For the targeted case we split the 100 channels by the
following factors {4, 8, 16, 32, 64}. The exact same splits
are used in the 3D-ICE splits, in addition to the discretization
along the microchannel by using a cell length of 10 μm. We
plot the thermal map generated by the proposed model of both
layers in Fig. 18.
Fig. 19 shows the simulation time and the error percentage
difference between the proposed model and 3D-ICE. From this
figure, we can deduce that the proposed model achieves high
accuracy, with only 0.18% (or 0.051 K) maximum error, with
respect to 3D-ICE. These small errors are due to the fact that
the models built in 3D-ICE and the proposed semi-analytical
approach are similar in terms of their lateral discretizations
and the assumptions of neglecting vertical conduction via
microchannel walls. This error does not increase much with
Fig. 18. Temperature maps of the two-die UltraSPARC T1 (Niagara) 3-D
MPSoC simulated using the proposed semi-analytical model. (a) Core layer.
(b) Cache-memory layer. All temperatures in oC.
even finer problem definition. For example, when the 3D-ICE
representation is discretized at a much finer level, the error
increases to about 2%. The errors for transient simulations
also show similar behavior.
D. Observations on Model Performance and Efficacy
Fig. 19 also shows that the proposed model achieves better
speedup figures compared to 3D-ICE, with values up to 3X in
the illustrated case study. This is mainly caused by treating the
heat dissipation along the channel as a continuous domain. By
this treatment, no numerical approximations are needed in this
direction, hence reducing the formulated thermal problem size.
However, it is important to mention that this speed up can be
recovered by increasing the cell size. If the cell size is changed
from 10 μm to 100 μm, 3D-ICE-based thermal simulation is
50% faster than the proposed model. The claimed speedup
(3X) comes at the cost of increased complexity in the solving
methodology.
The limitations of the proposed semi-analytical model can
be summarized as follows.
1) The proposed model is faster than fully numerical mod-
els such as 3D-ICE only when such models are used
with very fine discretization as described above.
2) The proposed semi-analytical model requires extensive
derivations and preprocessing as is clear from the pre-
ceding sections. The derivations of the model and their
closed-form solutions become even more complex, when
the heterogeneity of the structural and materials (e.g.,
additional layers, TSVs, conduction via microchannel
walls, etc.) in a real 3-D IC are included, since that
would imply that the conduction elements of the A
matrix in (8) become functions of the distance mak-
ing the evaluation of matrix exponentials and integrals
nontrivial. Including such design complexities in fully
numerical models such as 3D-ICE is very straightfor-
ward as the parameters only the corresponding dis-
cretization units or thermal cells would need to be
changed.
3) Moreover, every time any of these design features are
changed, this preprocessing must be repeated. Again,
note that including these aspects in a purely numerical
model like 3D-ICE is very straightforward.
In light of the above limitations, it is clear that extensive
thermal simulations for conventional design-space exploration
is not the best use of the proposed semi-analytical model when
compared to conventional numerical simulators; even though,
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Fig. 19. Thermal simulation time of the proposed semi-analytical model
and 3D-ICE, as well as the maximum error percentage between the proposed
model and 3D-ICE for different problem sizes.
the proposed semi-analytical model provides a very com-
pact and elegant mathematical representation of heat transfer
in a liquid-cooled 3-D MPSoC. Instead, the primary appli-
cation for this semi-analytical model is in the early-stage
optimized design of liquid-cooled ICs as described in the
ensuing sections.
VI. APPLICATIONS OF THE PROPOSED SEMI-ANALYTICAL
MODEL: THERMAL GRADIENT MINIMIZATION AND
ENERGY EFFICIENCY MAXIMIZATION
The state-space form of the semi-analytical model derived
in the previous section aids in rapid temperature-aware design-
space exploration and optimization of liquid-cooled 3-D-ICs.
We briefly present an application that we have implemented
based on this model in the ensuing subsections. This applica-
tion provides different ways of performing channel width mod-
ulation, i.e., designing an optimal microchannel width function
that can be fabricated on an IC, in order to minimize a specific
design cost while respecting other design constraints. In order
to accomplish this, optimal control techniques are utilized and
combined with the proposed semi-analytical model. By com-
bining these techniques, significant speed-ups are obtained in
finding the optimal solution when compared to other thermal
simulation frameworks. More detailed information about these
novel design algorithms can be found in [11] and [12].
A major challenge in the robust design of ICs is the
large thermal gradients that exist on the IC junction (see
Section II-B) in a very small area. In liquid-cooled ICs, these
thermal gradients arise out of both nonuniform heat flux sig-
natures of multicore processors [26], and the accumulation of
heat by the coolant as it flow from inlet to outlet producing a
nonuniform cooling of the IC surface [11]. Large thermal gra-
dients can undermine the reliability and lifetime of an IC [27].
This problem can be overcome by carefully designing
microchannel heat sinks. Specifically, the cross-sectional
aspect ratio(wC(z)/HC) of a channel can be fine-tuned at vari-
ous points along the channel to change local cooling efficien-
cies. The relationship between convective resistance and local
channel width (for a constant channel height) is illustrated in
Fig. 20 [23]. Hence, microchannel widths can be modulated
in an IC to create more uniform temperatures. However, care
must be taken to not exceed design considerations such as
minimum spacings for TSVs and maximum pressure drops in
the channels. In order to accomplish this, the theory of optimal
control [28] was applied to the semi-analytical model in (4) to
Fig. 20. Convective resistance (inverse of the conductance) versus channel
width for a fixed channel height under fully-developed conditions [23].
Fig. 21. (a) Channel width function and (b) corresponding temperature
distributions obtained using the optimal design algorithm based on channel
width modulation. Comparisons against the results from using the minimum-
and the maximum-possible uniform channel widths are also shown [11].
find the optimal channel width profile wC(z) such that thermal
gradients in an IC are minimized. Experiments were performed
for different test cases with both uniform and nonuniform input
heat fluxes. Numerical results confirmed that in comparison
to uniformly narrow and wide channels, optimally modulated
channels can produce lower—in fact theoretically minimum—
thermal gradients in an IC. The results shown for a uniform
input heat flux can be seen in Fig. 21 [11].
Note that the mentioned results [11] have been possible
using the optimal control theory with relatively small exe-
cution time solely because of the state-space form of the
proposed semi-analytical model that provides a very concise
representation of all the useful variables in the system. To
illustrate the effectiveness of our model in reducing the exe-
cution time, we run the simulation using both 3D-ICE and
the proposed models. Since the optimization algorithm com-
plexity is O(N2) [28], the optimal control problem achieves
the intended solution at least 9X faster compared to deploying
3D-ICE to the optimization loop.
The optimal control-based design of microchannels
described above has been modified for another application,
namely, to improve the energy efficiency of the cooling sys-
tems in a microprocessor [12]. For this, the definition of the
cost function was changed to the pumping energy consumed
by the coolant inside the microchannel. This application, called
GREENCOOL reduces the coolant pumping energy cost up to
80% when compared to conventional straight channels. More
details about this application can be found in [12].
VII. CONCLUSION
A new semi-analytical model for forced convective cooling
in microchannels has been presented. The proposed semi-
analytical model has a transmission line-like structure and
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provides concise state-space representation for heat transfer in
liquid-cooled microchannels. This new representation can be
used in the design and evaluation of advanced liquid-cooled
heat sinks for ICs. Both steady-state as well as transient
models have been presented for single- or parallel- multiple
microchannel cooling systems. Closed-form solutions for the
model have been derived for specific cases, while numerical
solutions can be used for all other cases. Examples demon-
strating the accuracy of the model have been presented for
each case. Finally, two applications of the model, which are
of practical interest in thermal engineering of ICs, have been
discussed.
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